In this paper, we propose a comprehensive electro-optical co-design framework for power-efficient high-speed VCSEL transmitter targeting at 50 Gbaud. The framework integrates a rate-equation based VCSEL chip model and driver circuit models. Subject to the transmitter specifications defined by IEEE 400G standard, the driver circuit design of NRZ and PAM-4 modulations, together with the energy efficiency of transmitter, is analyzed and compared for two types of 20-GHz class VCSELs with different damping factors while keeping the same parasitic parameters. For NRZ modulation, analysis results indicate that both types of VCSEL transmitters show similar achievable data rate and energy efficiency. Both types of VCSEL transmitters are beneficial with small driver resistance in order to achieve high-speed signaling integrity. The best energy efficiency for both types of VCSEL transmitters is 520.8 fJ/bit under NRZ modulation. For PAM-4 modulation, higher achievable data rate can be reached by the over-damped VCSEL transmitter compared with the under-damped one, for which trade-offs of choosing the appropriate driver parameters are required for high-speed operation. The optimized over-damped VCSEL transmitter can have 16.13% higher achievable data rate and around 4.12% of energy efficiency improvement compared with the under-damped counterpart, but the signal quality is more sensitive to driver parameters. The best energy efficiencies are 365.1 fJ/bit and 380.8 fJ/bit for the overand under-damped VCSEL transmitter under PAM-4 modulation. This co-design framework can provide a guidance in the VCSEL enabled co-packaging design.
Introduction
The rapid development of datacenters and high performance computers, with the emerging applications such as artificial intelligence (AI), 4K/8K video, virtual reality (VR) and augmented reality (AR), demands massive connectivity in order to orchestrate geographically distributed heterogeneous computation capabilities. Optical interconnects have been inevitable solutions to provide Tbps class transmission capacity in order to accommodate the increasing demand of high-speed interconnects [1] . In addition to increasing transmission throughput, the power consumption for data connectivity has attracted tremendous attentions due to the ecological and economical reasons with the broader context of the fast increasing of information and communications technology (ICT) energy consumption, where a "Green Internet" is highly desired [2] - [4] . In the mean time, the reliability and the integration density will also need to meet the requirements. These challenges will lead the device and system development towards the following three directions [5] : (1) single lane data rate targets over 100 Gbps; (2) electrical and photonic chips are co-packaged in a compact opto-electronic assembly; (3) the whole link needs co-design and optimization.
Vertical-cavity surface-emitting laser (VCSEL) and multimode fiber (MMF) based optical interconnects have been the dominating technology in terms of power-and cost-efficiency in the intradatacenter scenarios with the distance below one hundred meters. In the co-package schemes, as the switch chips and VCSELs are getting closer, the parasitic effect from both sides will be significant for high-speed operation and energy efficiency [6] . Whilst the damping factor of VCSEL will have great impact on the large-signal response of VCSEL [7] - [9] , which will further affect the energy efficiency. Therefore, in order to achieve better signal integrity and a relatively high energy efficiency, it is necessary to design and optimize the driver circuit and VCSEL holistically and compare the performance of transmitters which compose of VCSELs with different damping for VCSEL based optical interconnect aiming at 100 Gbps/λ. There are various studies investigating the power consumption of VCSEL chip alone [10] , [11] , but the authors did not analyze the total energy efficiency of transmitter where electrical and photonic chips are integrated or packaged together. The authors in [12] have proposed a design method of driving circuit which is capable of analyzing the energy efficiency of the driver circuit for NRZ modulation. The authors took the parasitic effect of VCSEL chip into account but did not consider the VCSEL intrinsic response, which will result in inaccuracy when estimating the achievable data rate and energy efficiency. There exist PAM-4 driver circuit designs for VCSELs [13] and co-design of microring modulator (MRM) based PAM-4 transmitter [14] . The co-design of VCSEL based transmitter aiming at 50 Gbaud or even higher under NRZ and PAM-4 modulation has not been presented due to its complexity, and there are also no study comparing the driver design and energy efficiency for VCSEL based transmitters with different damping factor.
In this paper, we propose a comprehensive electro-optical co-design framework for power-efficient high-speed VCSEL transmitters aiming at 50 Gbaud. The framework contains a rate-equation based VCSEL chip model and driver circuit model. The intrinsic effect of VCSEL is considered during the calculation process. Under the transmitter specifications defined by IEEE, the driver design and energy efficiency of transmitters using two types of 20-GHz class VCSELs with different damping factor while keeping the same parasitic parameters are considered and compared when NRZ and PAM-4 modulation schemes are applied. We start with a brief introduction of VCSEL chip model as well as transmitter model in Section 2. In Section 3 we describe the system-level signal quality metrics for NRZ and PAM-4 signals. The co-design results of NRZ and PAM-4 VCSEL transmitter are delivered in Section 4 and 5, respectively. Finally, we will give a summary of our work.
VCSEL Transmitter Model

VCSEL Chip Model and Parameter Settings
The VCSEL chip model used in this work is a rate-equation based spatio-temporal numerical calculation engine [15] , [16] . The modifications we made on this model can be found in our previous work [9] . First we examine the validity of the VCSEL chip model by comparing the calculated eye diagrams from VCSEL chip model with the measured ones from VCSEL chip. In the measurement process, the VCSEL output is butt-coupled to a 1-m long MMF patch cord (core diameter: 50 μm) and the eye diagrams are obtained by the oscilloscope after photon detection. We set the VCSEL bandwidth in simulation similar to that used in our test. The detailed parameters used in model verification are the same as that used in our previous work [9] . The bias current is 7 mA both in experiment and simulation. The eye fitting results are shown in Fig. 1 . Both NRZ and PAM-4 modulation schemes are verified and the signal pattern is set to PRBS-11. It can be seen that the calculated eye diagram can reproduce the measured one. After verifying the validity of the VCSEL chip model, we adjust the VCSEL parameters to get a larger 3-dB bandwidth to support large-signal response calculation for 50-Gbaud signal. The parameters of VCSEL used in our analysis are listed in Table 1 . Some of the parameters are transplanted from our previous work [9] . The gain model considered here is the logarithmic model where the logarithmic gain coefficient is determined by the material characteristics of the quantum well of VCSEL and is independent of carrier density and photon density [15] . Thus the logarithmic gain coefficient is the same for both types of VCSELs here. The modifications we make are on the photon lifetime, diameter of oxide aperture as well as the pad capacitance of the VCSEL. The photon lifetime, thus the damping of VCSEL chip can be adjusted by modifying the DBR reflectivity as well as the internal loss of the VCSEL chip [7] . The damping of VCSEL could also be adjusted by changing the bias current. According to previous work [17] , the pad capacitance is modified to an appropriate value (70 fF) when there is benzocyclobutene (BCB) applied. The selection of the oxide aperture diameter value is based on the results in the literature [18] . The LIV curves of the over-and under-damped VCSEL is shown in Fig. 2(a) . The LIV characteristics of the two types of VCSELs are different but quite similar. The output power of the under-damped VCSEL is higher than that of the over-damped VCSEL, which is consistent with the trends shown in [8] . The V-I curves are similar for the two types of VCSELs since the parasitic parameters are set to the same for these two types of VCSELs to show the impact of damping induced by intrinsic effect on the performance of transmitter design. The linearity of the L-I curves would be benefit for multilevel modulation. The small-signal responses including intrinsic and parasitic effect of the VCSEL are shown in Fig. 2 (b) when the bias current is 5 mA (we will use this bias current throughout the following parts and the determination of bias current will be introduced hereinafter). The over-and under-damped VCSEL show 3-dB bandwidth of 19 and 24 GHz respectively.
VCSEL Transmitter Model
On the basis of the model of VCSEL chip stated above, we add the equivalent circuit of NRZ and PAM-4 driver into the simulation engine to evaluate the large-signal performance of VCSEL transmitter.
2.1.1 NRZ VCSEL Transmitter: According to [12, 19] , the schematic illustration of NRZ VCSEL transmitter is shown in Fig. 3 (a). The value of L w is set to 200 pH, which is a reasonable value according to [12] . The two transistors can be replaced by voltage-controlled current sources with current values expressed as [12] 
where V T = K T/e is the thermal voltage with K the Boltzman constant, T the temperature and e the elemental charge. In room temperature, V T ≈ 26 mV. The equivalent circuit with the parasitic network of VCSEL included is depicted in Fig. 3 (b) and the detail description of the parameters can be found in [9] . Once I 0 is calculated using the method described in the following context, I ci (i = 1, 2) can be determined. Substituting I c2 into the circuit loop equations, the current that flow into the intrinsic VCSEL can be derived and the output power of the VCSEL can be determined to get the large-signal response. It should be noted that this is a common-cathode (CC) model. There actually exists common-anode (CA) model [20] , but the CC model is considered here as the CA arrangement is hard to be implemented in parallel optical interconnects using VCSEL array [21] .
PAM-4 VCSEL Transmitter:
The driver circuit of PAM-4 signal can be regarded as the combination of two NRZ driver, as indicated in [13] , [22] . The schematic of PAM-4 driver and the equivalent circuit of PAM-4 VCSEL transmitter are shown in Fig. 3 (c) and Fig. 3(d) . Similarly, the transistors of the most-significant bit (MSB) and the least-significant bit (LSB) arms can be replaced by current sources with current values similar to Eq. (1).
Power Consumption of VCSEL Transmitter
The total power consumption of the NRZ VCSEL transmitter is expressed as [12] 
where I V,1 and I V,0 are the VCSEL drive current value of the signal level 1 and 0 for the NRZ signal. Correspondingly, the power consumption of the PAM-4 VCSEL transmitter is
where I V, 3 and I V,0 are the VCSEL drive current value of the signal level 3 and 0 for the PAM-4 signal (assuming that the four signal levels are 3, 2, 1, 0 for PAM-4 signal). It can be observed from Eq. (2) and (3) that, in order to determine power consumption of the transmitter, the supply voltage of driver circuit and the emitter current as well as the modulation currents are necessary. First we determine the modulation current for the VCSEL chip, I V,1 and I V,0 (I V, 3 and I V,0 for PAM-4 signal). According to the IEEE 400G standard [23] , the transmitter should meet the following constraints:
1) Average output requirement: 0.513 mW < P ave < 2.51 mW
2) Outer optical modulation amplitude (OMA) requirement:
3) Extinction ratio (ER) requirement:
where P ave = (P high + P low )/2, O M A outer = P high − P low and E R = P high /P low . Using the three equations above, the feasible region of optical power values for the highest and lowest signal levels are marked as the shadow area in Fig. 4 . Subject to the feasible region of the optical power, the bias current of VCSEL is set to 5 mA and the currents for the highest and lowest signal level of modulation signal are set to 7 mA and 3 mA respectively according to the L-I-V curves of the VCSEL, which lead to a OMA of 2 dBm and a ER value of 3.9 dB. It should be noted that the physical constraints for NRZ and PAM-4 signals are different in the 400G standard as the requirements in 400GBASE-SR16 specification are consistent with that in 100GBASE-SR4. For clarity and convenience for comparison, we use the same modulation current when these two modulation formats are applied. After getting the modulation current of VCSEL chip, we can determine the supply voltage and the emitter current values of the driver circuit. Using the loop voltage equation, the driver supply voltage can be obtained. For NRZ VCSEL transmitter, V d and I 0 can be derived using the current switch model [12] 
where V V,1 and V V,0 are the corresponding voltage drop over the VCSEL chip when the modulation currents are I V,1 and I V,0 respectively and the voltage drops can be obtained from the L-I-V curves. Similarly, for the PAM-4 VCSEL transmitter, the loop voltage equations are derived as
where I V,i (i ∈ {0, 1, 2, 3}) represents the corresponding modulation current of the four signal levels of PAM-4 signal. The corresponding voltage drop over the VCSEL chip is denoted as V V,i (i ∈ {0, 1, 2, 3}). Substituting the modulation current described in the previous text into Eq. (7) and (8), we can obtain the supply voltage and the emitter current of driver circuit, then the power consumption of VCSEL transmitter can be determined. The calculated power consumption of NRZ and PAM-4 VCSEL transmitters, the supply voltage of driver as well as the emitter current of NRZ and PAM-4 driver circuits are depicted in Fig. 5 . Note that modulation current for the highest and lowest signal level for the two modulation formats are the same in this work, so the power consumption values for NRZ and PAM-4 VCSEL transmitter are identical to each other. The energy efficiency of VCSEL transmitter is defined as η = P tot /D R, where P tot is the total power consumption of NRZ or PAM-4 VCSEL transmitter and D R is the achievable data rate.
Signal Quality Metrics
TDEC of NRZ Signals
The system-level signal integrity metric for NRZ signal is transmitter and dispersion eye closure (TDEC) defined in [24] . The expression of TDEC is
where Q t is the Q-factor of the signal under a certain target BER. As indicated in the IEEE 100G standard, the target BER is 5 × 10 −5 which lead to Q t of 3.8906. σ G is the noise that added to the signal under test. The calculation method of TDEC can be found in [24] . For MMF links, the required TDEC value is below 4.3 dBo according to the IEEE 100 G ethernet standard.
TDECQ of PAM-4 Signals
The main system-level signal integrity metric for PAM-4 signal is transmitter and dispersion eye closure quaternary (TDECQ) [25] , [26] , which can be expressed as
The definition of Q t and σ G is identical to that in the expression of TDEC. C eq is the noise enhancement factor induced by pre-emphasis and post-equalization. In order to evaluate the original signal quality and energy efficiency of the VCSEL transmitters, we do not take post-equalization or pre-emphasis into consideration here. Thus C eq is set to 1 [9] . The calculation of TDECQ can be found in [23] . For MMF links, the required TDECQ value is below 4.5 dBo [25] . Fig. 6(a) shows the TDEC values of 50-Gbps NRZ signal from the NRZ VCSEL transmitter. It can be observed from Fig. 6(a) that the increase of R d and C q will generally lead to the increase of TDEC for both over-and under-damped VCSEL transmitter. When R d is smaller than 40 , the disparities of TDEC values between the over-and under-damped VCSEL transmitter are less than 0.5 dB. When R d exceeds 60 , the gap of TDEC values for the over-and under-damped VCSEL will become larger. For the over-damped VCSEL, the increasing rate of TDEC would be smaller at high resistance than that at lower resistance. This is because the decreasing rate of eye opening would become smaller than that at lower resistance. This characteristic could be helpful to review the change characteristics of the modulation bandwidth of the VCSEL transmitter. Fig. 6(b) and (c) show the eye diagrams of 50-Gbps NRZ signal from VCSEL transmitters with different damping when C q is 100 fF and R d is 40 . It can be observed that the timing jitter of NRZ signal from the under-damped VCSEL transmitter is larger compared with the over-damped VCSEL transmitter, which is consistent with the results in [7] .
Co-Design of 50-Gbps NRZ VCSEL Transmitter
The contour maps of achievable data rate and energy efficiency of both types of VCSEL transmitters are shown in Fig. 7 . The achievable data rate values are determined to be the highest data rate that makes the TDEC value stay below the threshold (4.3 dBo). The distributions of the highest achievable data rate for both types of VCSEL transmitters are similar. It should be noticed that in the areas where R d equals to 40 and 60 , the signal quality of 50-Gbps NRZ signal is better for the under-damped VCSEL but the achievable data rate is smaller than that of the over-damped counterpart. This can be explained that the timing jitter dominates at the data rate of 70 Gbps in this area. Larger timing jitter of the under-damped VCSEL transmitter will lead to more amplitude noise which results in a worse signal quality as data rate exceeds 70 Gbps. The best energy efficiency for the over-and under-damped VCSEL transmitter are both 520.8 fJ/bit when R d equals to 110 and C q is around 100 fF. The overall energy efficiency for over-and under-damped VCSEL does not vary so much. Fig. 8(a) shows the TDECQ values of PAM-4 signal from the PAM-4 VCSEL transmitter. Due to the impact of peaking at relaxation frequency and the relatively large timing jitter, the underdamped VCSEL transmitter cannot support 100-Gbps PAM-4 signal. So we only calculate TDECQ values of 90-Gbps PAM-4 signal for the under-damped VCSEL transmitter. It can be observed from Fig. 8(a) that, with the sustained increase of R d , the TDECQ of PAM-4 signal from the over-damped VCSEL transmitter will increase continuously. However, for the under-damped VCSEL transmitter, there are troughs in the TDECQ curves, which will move towards the direction of small resistance when increasing C q . Therefore, for the under-damped VCSEL transmitter, moderate resistance and capacitance value can be beneficial. It should also be noticed that R d of the under damped VCSEL transmitter is larger compared with that of the over-damped counterpart and the signal quality of over damped VCSEL transmitter is more sensitive to the variation of R d . The reason is that the increase of resistance value will lead to the bandwidth degradation of the RC circuit, which will lead to a rapid exacerbation for the large-signal response of over-damped VCSEL [9] . Fig. 8(b) and (c) show the eye diagrams of PAM-4 signal. Neither pre-emphasis nor post equalization is applied. Both eye diagrams from the over-and under-damped VCSEL transmitter are clear, which means that by carefully optimizing the driver parameters, it is possible to achieve a data rate of 100 Gbps for 20-GHz class VCSEL using multilevel modulation. Fig. 9 shows the achievable data rate and energy efficiency for the over-and under-damped VCSEL transmitter when PAM-4 signaling is applied. For the over-damped VCSEL transmitter, the highest achievable data rate is 108 Gbps while this value becomes 93 Gbps for the underdamped one. As can be seen from Fig. 9(a) , the achievable data rate of the over-damped VCSEL transmitter will increase continuously with the decrease of R d and C q . For the over-damped VC-SEL transmitter, larger data rate can be achieved at the expense of a relatively large total power consumption. As for the under-damped counterpart, the area where achievable data rate exceeds 88 Gbps will move toward the direction of high resistance when reducing C q . Fig. 9 (b) and (d) depict the energy efficiency of the two types of VCSEL transmitters. The best energy efficiency for the two types of VCSEL transmitters occurs when R d is around 110 , but the value of C q to achieve best energy efficiency for the under-damped VCSEL transmitter is 175 fF, which is larger than the value of 50 fF for the over-damped VCSEL. The best energy efficiencies are 365.1 fJ/bit and 380.8 fJ/bit for the over-and under-damped VCSEL transmitter. The over-damped VC-SEL transmitter can improve about 4.12% of energy efficiency compared with the under-damped one.
Co-Design of 100-Gbps PAM-4 VCSEL Transmitter
Discussions
From the analysis of driver circuit design above, it can be seen that when the parasitic parameters stay the same, the performance of over-and under-damped VCSEL does not show much variance when NRZ modulation is applied. The overall power consumption are the same for both type of VCSEL transmitter. Thus when designing NRZ-modulation-based VCSEL transmitter, the overdamped and under-damped VCSEL chip are satisfactory in terms of energy efficiency. When PAM-4 signaling is adopted, the peaking at relaxation frequency induced by damping effect will mainly affect the signal quality of VCSEL [9] . Although the 3-dB bandwidth is smaller for the overdamped VCSEL transmitter, it outperforms the under-damped VCSEL transmitter both in aspects of achievable data rate and energy efficiency owing to the reduced damping factor. Although the over-damped VCSEL transmitter has better performance, the signal quality is more sensitive to variation of resistance. This will result in large performance variations since the driver resistance will be modified by the ambient temperature. It should be noted that the achievable data rate and energy efficiency in this work are determined using the parameters in Table 1 . Different VCSEL parameters will lead to different driver designs and energy efficiency values. Setting the constraints from IEEE standard aside and modifying the modulation currents can be potential to achieve an even better energy efficiency. During the TDECQ calculation process, the post-equalization and the pre-emphasis are not taken into consideration. If the pre-emphasis and post-equalization are included in the TDECQ calculation process, the under-damped VCSEL transmitter may have the potential to outperform the over-damped one in the respect of energy efficiency. In addition, the optical-to-electrical (OE) conversion part is not considered here. Although the OE part would affect the absolute value of the energy efficiency, it would not affect the evolution trends of the achievable data rate and the energy efficiency for the over-and under-damped VCSEL transmitter and the comparison result between these two types of VCSEL transmitter would not change so much when OE part is considered. Although this work does not go into circuit implementations, it can shed the lights on the trends when designing VCSEL based transmitter and provide an insight of electro-optical co-design framework for VCSEL based optical transmitters in co-package scenarios.
Conclusions
In this paper, we propose a comprehensive co-design framework for power-efficient high-speed VCSEL transmitters targeting at 50 Gbaud. The proposed framework integrates a rate-equation based VCSEL chip model and driver circuit models. Subject to the transmitter specifications defined by IEEE 400G standard, the driver circuit design of NRZ and PAM-4 modulation schemes, together with the energy efficiency of transmitter, are analyzed and compared for two types of 20-GHz class VCSELs with different damping factor while keeping the parasitic parameters of VCSEL chip the same. The results show that for NRZ modulation, the energy efficiency for over-and under-damped VCSEL based transmitters are similar. The best energy efficiency for both types of VCSEL transmitters is 520.8 fJ/bit under NRZ modulation. For PAM-4 modulation, the optimized over-damped VCSEL transmitter can have 16.13% higher achievable data rate and improve about 4.12% of energy efficiency compared with the under-damped VCSEL transmitter. The best energy efficiencies are 365.1 fJ/bit and 380.8 fJ/bit for the over-and under-damped VCSEL transmitter under PAM-4 modulation. This co-design framework can be a guidance in VCSEL transmitter design in co-package scenarios.
